FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6478 Discussions

Cyclone 10 GX EMIF IP clock

OItsh
Beginner
642 Views

Why is the clock frequency used is 21.186MHz?

Can you explain how was it calculated?

 

0 Kudos
2 Replies
sstrell
Honored Contributor III
614 Views

Where are you seeing this?

 

#iwork4intel

0 Kudos
OItsh
Beginner
614 Views
Cyclone 10 GX dev kit schematic and in the manual. REFCLK_EMIF is 21.186MHz [image: image.png]
0 Kudos
Reply