FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

DE0-Nano LED D4

Altera_Forum
Honored Contributor II
816 Views

Hi, 

 

I am trying to find out how is the LED D4 (with silk screen LOAD) being connected to the FPGA. I have went through the schematic and the manual but is not able to find this information. My guess is the CONF_DONE pin of the Cyclone IV but need a confirmation. 

 

Thanks.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
104 Views

It is going to MAX II of USB Blaster. 

 

USB Blaster is not in DE0-Nano schematics.
Altera_Forum
Honored Contributor II
104 Views

Thanks for the information.

Reply