FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5287 Discussions

DE10-LITE and RAM: 1-PORT IP - WREN inverted on actual hardware?

LBraz
Beginner
330 Views

I'm starting out with FPGA's on a DE10-LITE and while trying out a RAM: 1-PORT IP on a simple project to put the memory output from a 10 port RAM onto the LEDs, with the 10 switches as input to the RAM IP, I noticed what worked fine in the simulator RTL and Gate level worked very differently on the real hardware, specifically I found I had to hold down the button tied to WREN to prevent writing and keep data in memory addresses, and release to write. However, in the simulations if I try to repeat this behavior, it doesn't work at all.

 

Any ideas what could be going on here? Advice on how I could debug and rectify this problem? Or should I abandon the RAM IP's and try to use the RAM Templates instead?

 

Thanks for any help in advance!

0 Kudos
1 Reply
AnandRaj_S_Intel
Employee
163 Views

Hi Luke,

 

If you are using the switch to control the wren, You may see such an issue because onboard switch may have an active low or active high configuration.

Introduce a "not gate" in the input session of your code(switch/‘wren’).

 

Regards

Anand

Reply