FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Design of external SERDES

Altera_Forum
Honored Contributor II
814 Views

Hi, 

 

 

please tell me how to design the external SERDES... 

 

What all things to be taken care while designing??? should we need to consider 8B10B coding???
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
95 Views

It depends on the protocol you want to implement. The serdes datasheet should help you answer most of the implementation questions.

Altera_Forum
Honored Contributor II
95 Views

Could u show us that datasheet?

Reply