FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6467 토론

EMIF FPGA IP compilation error

srinivasan
초급자
875 조회수
Hi,
I am using external memory interface intel fpga ip.In that I am getting error when I integrated EMIF ip in my top module...

But when I compiled the EMIF IP alone..I am not getting any error

While I added that IP in my top...I am facing below error...


Error (17045): Input port I of I/O input buffer primitive |emif_0| .. |gen_mem_alert_n.inst[0].b|no_oct.ibuf is not connected


Can anyone please give me solution for above error...
0 포인트
3 응답
AdzimZM_Intel
직원
855 조회수

Hi srinivasan,


I'm Adzim. Thanks for using the Intel Community.


May I know which Quartus version that you used?

Which device that you set?

What is the memory type?


And by the way, thus the case in the link below look similar to your problem?

https://community.intel.com/t5/FPGA-SoC-And-CPLD-Boards-And/Error-17045-Input-port-I-of-I-O-input-buffer-primitive-emif-0/td-p/729111


Thanks.

Regards,

Adzim


0 포인트
AdzimZM_Intel
직원
822 조회수

Hi srinivasan,


Do you have any update since my last feedback?


Thanks,

Adzim


0 포인트
AdzimZM_Intel
직원
811 조회수

Set the case to closure.


You can always file a new case if you have any issue or problem.


0 포인트
응답