FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5197 Discussions

EMIF FPGA IP compilation error

srinivasan
Beginner
261 Views
Hi,
I am using external memory interface intel fpga ip.In that I am getting error when I integrated EMIF ip in my top module...

But when I compiled the EMIF IP alone..I am not getting any error

While I added that IP in my top...I am facing below error...


Error (17045): Input port I of I/O input buffer primitive |emif_0| .. |gen_mem_alert_n.inst[0].b|no_oct.ibuf is not connected


Can anyone please give me solution for above error...
0 Kudos
3 Replies
AdzimZM_Intel
Employee
241 Views

Hi srinivasan,


I'm Adzim. Thanks for using the Intel Community.


May I know which Quartus version that you used?

Which device that you set?

What is the memory type?


And by the way, thus the case in the link below look similar to your problem?

https://community.intel.com/t5/FPGA-SoC-And-CPLD-Boards-And/Error-17045-Input-port-I-of-I-O-input-bu...


Thanks.

Regards,

Adzim


AdzimZM_Intel
Employee
208 Views

Hi srinivasan,


Do you have any update since my last feedback?


Thanks,

Adzim


AdzimZM_Intel
Employee
197 Views

Set the case to closure.


You can always file a new case if you have any issue or problem.


Reply