FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6210 Discussions

FMC DDR3 interface mismatched connections with A10SoC bank

Altera_Forum
Honored Contributor II
‎11-27-2016 06:41 AM
1,155 Views

I have checked the Arria 10 SoC dev kit board, and found the FMC DDR3 interfaces are mismatched connections with A10 SoC back IO. 

 

Based on the Device target: 10AS066N3F40E2SGE2. 

 

According to the document "Arria 10 SoC Development Kit User Guide", the newest version from website downloading. 

In page 5-38, for the schematic signal named "FALAN12", it is connected to the FPGA bank "3G", pin number "C4". 

But according to the board schematic file, in page 28 "FPGA IOs for LVDS links of FMC A Port", the signal "FALAN12" is connected to bank "3G", pin number "N13". 

So, the pin number shown in user guide is mismatched with the pin number "N13" shown in the schematic. 

 

Anyone could help me to check this problem? 

Thanks.
Preview file
22 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-27-2016 06:42 AM
417 Views

And the schematic shown:

Preview file
21 KB
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.