FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
4958 Discussions

Hello, How come 2.5V is not in the Power Sequence Diagram of page 3 of document "s10gx_pcie_devkit_revD.pdf". Thanks

VBart
Beginner
542 Views

I have a Stratix 10 dev kit L-tile

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
68 Views
Hi , Where have seen 2.5 V is mentioned can you provide the page no: of power sequence and explain in details
Reply