FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6478 Discussions

Hello, How come 2.5V is not in the Power Sequence Diagram of page 3 of document "s10gx_pcie_devkit_revD.pdf". Thanks

VBart
Beginner
‎03-13-2019 09:10 PM
1,255 Views

I have a Stratix 10 dev kit L-tile

0 Kudos

Link Copied

1 Reply
Rahul_S_Intel1
Employee
‎03-15-2019 08:40 AM
781 Views
Hi , Where have seen 2.5 V is mentioned can you provide the page no: of power sequence and explain in details
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.