Hello, How come 2.5V is not in the Power Sequence Diagram of page 3 of document "s10gx_pcie_devkit_revD.pdf". Thanks - Intel Community

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Hello, How come 2.5V is not in the Power Sequence Diagram of page 3 of document "s10gx_pcie_devkit_revD.pdf". Thanks

1,047 Views

I have a Stratix 10 dev kit L-tile

Link Copied

1 Reply

573 Views

Hi , Where have seen 2.5 V is mentioned can you provide the page no: of power sequence and explain in details

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.