FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5238 Discussions

Hello, I've replaced cyclone 3 fpga with cyclone 5. But I'm confused pin assignments I made. Q1) Is there any way to verify pin assignments I've done? Q2) Can quartus prime used for verifying pin assignments? Thanks in Advance!

AAnil3
Beginner
396 Views
0 Kudos
1 Solution
Kenny_Tan
Moderator
277 Views

In that case, you can follow here:

 

https://www.intel.com/content/www/us/en/homepage.html -> product -> FPGA and Programmable device -> cyclone V(example) -> Documentations and Support ->

Cyclone V Device Family Pin Connection Guidelines (PDF)

Device Pin-Outs

 

Do this for the same for cyclone III for comparison. After review the above, iF Quartus able to compile without any timing error and Fitter error. it should be good to go.

 

Thanks

View solution in original post

7 Replies
Kenny_Tan
Moderator
277 Views

Are you using a devkit? Usually, you will need to look into the user guide for each of the pin assignment usage.

 

For example you can take a look into: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/rm_cvgt_fpga_dev_boa... page 225

 

https://www.intel.com/content/www/us/en/programmable/products/boards_and_kits/dev-kits/altera/kit-cy...

AAnil3
Beginner
277 Views

Thanks @KennyT_Intel​  for the reply.

I'm not using devkit.

I replaced EP3C5E144C8N (cyclone 3) with CEBA2F23C8N (cyclone 5). I 'm a bit confused about pin assignments. So need a way to verify pin assignments I've done.

Kindly help.

 

Kenny_Tan
Moderator
278 Views

In that case, you can follow here:

 

https://www.intel.com/content/www/us/en/homepage.html -> product -> FPGA and Programmable device -> cyclone V(example) -> Documentations and Support ->

Cyclone V Device Family Pin Connection Guidelines (PDF)

Device Pin-Outs

 

Do this for the same for cyclone III for comparison. After review the above, iF Quartus able to compile without any timing error and Fitter error. it should be good to go.

 

Thanks

Kenny_Tan
Moderator
277 Views

Any update?

AAnil3
Beginner
277 Views

Hi,

As per your suggestion ,I am trying to do by using pin configuration document. I'll update if any progress is made.

sstrell
Honored Contributor III
277 Views

You can also run an I/O Assignment Analysis from the Processing menu at any time. The Fitter normally does this during a full compilation, but you can save time by running it manually before performing a full compilation and fixing issues at that point.

 

#iwork4intel

AAnil3
Beginner
277 Views

Thanks for the suggestion. I'll try that.

 

Reply