FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5284 Discussions

How much sampling rate in ADA demo?

Altera_Forum
Honored Contributor II
778 Views

Hi guy 

I use THDB_ADA from terasic. I used signal trap for trap adc signal from ADA kit. There is demo from terasic that name "stp1.stp". It's ok but i want to know how much sampling rate? 

Thank
0 Kudos
0 Replies
Reply