Search
Browse
Community
Register
Help
All community
This category
This board
Knowledge base
Users
cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for
Search instead for
Did you mean:
Intel Community
FPGAs and Programmable Solutions
FPGA, SoC, And CPLD Boards And Kits
How much sampling rate in ADA demo?
Options
Subscribe to RSS Feed
Mark Topic as New
Mark Topic as Read
Float this Topic for Current User
Bookmark
Subscribe
Mute
Printer Friendly Page
Altera_Forum
Honored Contributor I
Mark as New
Bookmark
Subscribe
Mute
Subscribe to RSS Feed
Permalink
Print
Email to a Friend
Report Inappropriate Content
01-28-2010
09:05 AM
676 Views
How much sampling rate in ADA demo?
Hi guy
I use THDB_ADA from terasic. I used signal trap for trap adc signal from ADA kit. There is demo from terasic that name "stp1.stp". It's ok but i want to know how much sampling rate?
Thank
0
Kudos
Share
Reply
All forum topics
Previous Topic
Next Topic
Link Copied
×
0 Replies
