FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6472 討論

I have designed a 8 bit hex counter to display on a 7 seg and debounced with a jkff but it is still bouncing I compared it to my classmates and its the same but theirs work. Any help would be appreciated

SBurk3
初學者
998 檢視

0 積分
2 回應
sstrell
榮譽貢獻者 III
514 檢視

Without seeing code or more details on the design, there's no way to help.

Vicky1
員工
514 檢視
Hi Sean, Yes, It`s difficult to support without code. Now either you can verify the design using testbench or check the frequency used while implementing it on board(need to step down). Regards, Vikas
回覆