FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6468 讨论

I want to connect two different ips in platform designer tool like core and AVMM ?

brajesh_1988
初学者
1,230 次查看

I am using Platform designer tool in the quartus prime software and i want to connect two ips , like connect to peripherals and AVMM . I need an interconnect between the two which can talk to the core (for instance RISC core interface to the avmm interface).

I saw qsys interconnect  and it can do the work

(Qsysinterconnect is a high-bandwidth structure for connecting components, and that allows you to connect IP cores to other IP cores with various interfaces. Qsys supports standard Avalon® , AMBA® AXI3™ (version 1.0), AMBA AXI4™ (version 2.0), and AMBA APB™ 3 (version 1.0) interfaces.)

 

I am trying to find the equivalent ip in the library , any other equivalent ip that you can suggest which can do the work for above mentioned task.

Please do let me know at the earliest.

 

With regards,

Brajesh

标签 (1)
0 项奖励
8 回复数
sstrell
名誉分销商 III
1,197 次查看

It's really not clear what you are looking for.  Are you saying you have a custom design that you want to connect to other components in a Platform Designer system (hasn't been called Qsys for like 8 years now)?  If so, your design needs to support one of the interface standards you list.

0 项奖励
brajesh_1988
初学者
1,147 次查看

Any other equivalent for qsys we can use as ip in the platform designer tool?

 

I just need an interconnect from the ip catalog which can work as interface between avalon  interface and any interface from the core.

A bridge per say connecting two ips.

Please help me in this .

 

Brajesh

0 项奖励
sstrell
名誉分销商 III
1,135 次查看

Still not clear what you are looking for.  Platform Designer builds an interconnect when you generate a system.  If you are saying that you want to connect something outside a PD system to components inside a PD system (without turning it into a custom component to connect directly inside PD), you can export an interface (like Avalon memory-mapped) out of the system and connect it to something through standard HDL instantiation using the generated instantiation template created by PD.

0 项奖励
brajesh_1988
初学者
1,121 次查看

Actually,I have a ibex core and other peripheral IP's to connect with different interfaces. Please let me know the name of interconnect IP in Platform Design tool to facilitate connection of different IP peripherals with various interfaces.

0 项奖励
sstrell
名誉分销商 III
1,116 次查看
There’s no such thing. Your component must support the standard interfaces supported by PD, such as Avalon memory-mapped or AXI.
0 项奖励
RichardTanSY_Altera
685 次查看

Hi,


May I know if the issue has been resolved and if you still need help with this case?


Regards,

Richard Tan


0 项奖励
RichardTanSY_Altera
640 次查看

Do you need any further assistance from my side?


Regards,

Richard Tan


0 项奖励
RichardTanSY_Altera
573 次查看

We noticed that we haven't received a response from you regarding the latest previous question/reply/answer, and will now transitioning your inquiry to our community support. We apologize for any inconvenience this may cause and we appreciate your understanding.


If you have any further questions or concerns, please don't hesitate to reach out. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support.


The community users will be able to help you on your follow-up questions.


Thank you for reaching out to us!


Best Regards,

Richard Tan


0 项奖励
回复