FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5276 Discussions

Is it possible to read using Avalon bus one fixed address from 32-bit slave using 64-bit master

SKACH2
Novice
404 Views

Hi,

 

There is a Qsys system that includes a Nios II processor, on-chip memory with a 64-bit bus, a DMA component with a 64-bit bus and two components essentially containing just a sequence of registers for writing and reading on the bus, one component with a 64-bit bus, the second with a 32-bit bus.

When reading with 64-bit DMA from a constant address of 64-bit component, everything is normal, the data is read and written to the memory as it should. When reading with 64-bit DMA from a constant address of 32-bit component, an incorrect reading occurs - two operations of reading is occurs. Apparently this is due to "Dynamic bus sizing".

Is it possible to read using Avalon bus one fixed address from 32-bit slave using 64-bit master?

 

0 Kudos
2 Replies
RichardTanSY_Intel
139 Views
Hi, could you help to share your design?
sstrell
Honored Contributor III
139 Views

The 64-bit master will always perform a 64-bit read, requiring 2 32-bit reads from the slave. Use byte enables or just vector slicing to select the correct data to read.

 

#iwork4intel

Reply