FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5969 Discussions

Max 10 FPGA unused pin connection

Pavithran_G
Beginner
823 Views

Hi,

    We are using MAX 10 FPGA for our design , We are not using all pins, were we need to connect the unused pin ? shall we keep unused pin in floating ?

Here I am attaching un used pin details

 

Thanks 

0 Kudos
5 Replies
ak6dn
Valued Contributor III
811 Views

Typically you can specify that unused output/bidir pins can be set to drive a low level out.

And unused inputs you can activate a pullup/pulldown to establish a fixed level on the input if not externally driven.

0 Kudos
Pavithran_G
Beginner
786 Views

Hello ,

           The given link is not opening its showing some error , can you please share the valid link again .

 

Thanks,

Pavithran G 

0 Kudos
AminT_Intel
Employee
740 Views

 We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

0 Kudos
Reply