FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5930 Discussions

Platform Designer and verification methods

Aswinkrishnan
Beginner
402 Views

Hi

There are resources for learning VHDL and examples. But If we are working on a platform designer, generating qsys components, there are a few resources available online. Furthermore, there is a lack of materials for verification methods including Bus Functional Model simulation. The syntax for writing a basic BFM test script is not pure VHDL. 

Therefore, are there resources on the net such as research papers or books to understand every aspect of FPGA development including BFM simulations? How  should we write BFM simulation script if we can't read about it in any books. 

Has anyone got any advice on how one should approach learning about these?

0 Kudos
1 Solution
3 Replies
sstrell
Honored Contributor III
389 Views
0 Kudos
RichardTanSY_Intel
359 Views

Does the answer from sstrell help? Do you need further help?


You may checkout this design example to learn more about BFM simulation:

https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-examples/quartus/exm-hps-axi-bfm.html


Best Regards,

Richard Tan


RichardTanSY_Intel
339 Views

Thank you for acknowledge the solution provided. 

 I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


Thank you.


Best Regards,

Richard Tan


p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.


0 Kudos
Reply