FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5145 Discussions

Power up the VCCR_GXB and VCCH_GXB rails of stratix 10 L-tile

SDe_J
Novice
508 Views

I am trying to program a stratix 10 L-tile dev kit using Quartus 18.1.

 

I can compile the project, when when I try to program the board, It gets to 13%, then fails.

 

I found this page: https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/compon...

 

Which seems to be the issue I'm having, but I'm not sure how to actually apply the assignments from the workaround.

 

Thanks for the assistance.

 

 

0 Kudos
2 Replies
Rahul_S_Intel1
Employee
272 Views

As a first debugg step can you reduce the speed of the Jtag clock

Shark121
Beginner
211 Views

Hello,

 

I met the same problem with you, have you solved with it? Thank you!

Reply