FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5408 Discussions

Stratix 10 GX L-Tile Dev Kit Resource compiling Issues

seanchen1996
Beginner
167 Views

Hi ,

I'm having trouble compiling the resource files of Intel® Stratix® 10 FPGA's .

The following URL:

https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/stratix/10-gx.html

 

I couldn't compile the project of resource files that occurred error as following figure

seanchen1996_0-1669600178255.png

seanchen1996_1-1669600195655.png

There is my compiling environment :

seanchen1996_2-1669600304779.png

What kind of environment do I need to compile this project?

Thanks.

 

0 Kudos
3 Replies
RichardTanSY_Intel
130 Views

This might be related to this KDB:

https://www.intel.com/content/www/us/en/support/programmable/articles/000074366.html


You may check out the reason why Error (329006): Some pins have illegal board trace models happens and action to take.

https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#msgs/msgs/esin_pi...


Let me know if it helps.


Best Regards,

Richard Tan


p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.


RichardTanSY_Intel
112 Views

May I know does my latest reply helps?


Regards,

Richard Tan


RichardTanSY_Intel
74 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


Thank you.


Best Regards,

Richard Tan


p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.


Reply