Re: Whether single port IO and LVDS can be in the same bank in S10？ - Intel Community

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Whether single port IO and LVDS can be in the same bank in S10？

476 Views

Hi Sir/Madam

Whether single port IO and LVDS can be in the same bank in S10？

Ted.Gao

Link Copied

3 Replies

385 Views

HI Ted ,

Depends up on the IO standard you can use single ended or LVDS. Kindly find IO standard support reference from the page no: 9 of the below document

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10-gpio.pdf

Copy link

385 Views

Hi ,

Kindly let me know if you need further assistance

Copy link

385 Views

Hi Rahuls， No more questions. Thanks

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.