FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6126 Discussions

address width above 32 bits are not supported in nios 2

AC1
Beginner
2,562 Views

hi i am using arria 10 development kit. i need to use ddr4 as memory to store the nios application . but if i add external memory interface ip of ddr4 to nios i am getting error as address width above 32 bits are not supported by nios 2. i have attached address span extender. then also i am getting same error

0 Kudos
7 Replies
Ahmed_H_Intel1
Employee
2,107 Views
Hi, The address span extender is the correct way to solve this issue, Please watch the following video to know how to use the address span extender correctly. The example uses a 4GB DDR4 with NIOS II. https://www.youtube.com/watch?v=QmZIZ6VfPCU Regards.
0 Kudos
Jacky_chang
Beginner
843 Views

hi

The video is private and cannot be viewed without permission.

0 Kudos
ggxnd
Beginner
524 Views

Hi,
The video is unavailable. Is there any document/ video on how to use Address span extender ip?

0 Kudos
dtopou1
Beginner
508 Views

Most of IPs come with reference to documentation.  Check top right cornet for document button.

0 Kudos
dtopou1
Beginner
1,644 Views

Just keep in mind that you need to have control slave port enabled at all times otherwise the PD will glitch and think that full DDR address space is exposed to Nios.  Also, check the following post on enabling this IP as memory device.  NIOSII using the FPGA-to-HPS SDRAM Bridge via Address Span Extender 

0 Kudos
JingyangTeh
Employee
55 Views

Hi AC1


The correct IP to use is the Address Span Extender IP.

You could find more information in the link below:

https://www.intel.com/content/www/us/en/docs/programmable/683609/21-3/address-span-extender.html


Do you have any more following up question regarding this issue?


Regards

Jingyang, Teh


0 Kudos
JingyangTeh
Employee
6 Views

Hi


Do you have any follow up question on this issue?


Regards

Jingyang, Teh


0 Kudos
Reply