FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Discussions

Post a question

寻求N3000板卡相关资料

by on Latest post on by

1 Reply 799 Views

799

Intel FPGA P-Tile Avalon Memory Mapped (Avalon-MM) IP not able to write and read from onchip RAM

by on Latest post on by

3 Replies 1096 Views

1096

System hangs while testing Intel FPGA P-Tile Avalon Memory Mapped (Avalon-MM) IP for PCI Express Design Example User Guide example design

by on Latest post on by

12 Replies 2210 Views

2210

I need to know if the below PNs are still available: EP2SGX60DF780I4 EP2S90F1020I4

by on Latest post on by

1 Reply 680 Views

680

With USB-Blaster, It works on Quartuss II for Program/Verify, but with USB-Blaster II, it does not work due to an error message "cannot recognize Sili...

by on Latest post on by

7 Replies 1035 Views

1035

目前调试10AS066高速收发器，FPGA连接光模块，光模块收发回环，现在测试发现低于7Gbps数据收发正常，但是高于7Gbps就不稳定，到9Gbps完全收不到数据，请问这种情况有可能是什么问题呢，有什么办法可以排查呢？硬件电路是参考开发板做的，电路设计应该没有问题。

by on Latest post on by

1 Reply 820 Views

820

Arria 10 Native PHY with Transceiver Toolkit design example

by on Latest post on by

1 Reply 635 Views

635

对于带有FEC应用，要求tx_clkout给tx_coreclkin和rx_coreclkin用。那rxdata的随路时钟是否为tx_clkout？这样的话我们无法保证tx_clkout（referent clk产生）与高速串行时钟恢复的rx_clkout一定无频偏，如果内部fifo出现空满丢数据怎...

by on Latest post on by

1 Reply 868 Views

868

What will happen if I only connect VCCT_GXBL1F to 0.95V which I used for SDI Transmitter.

by on Latest post on by

4 Replies 783 Views

783

Query about DK-START-3C25N Cyclone III starter kit

by on Latest post on by

1 Reply 608 Views

608

MAX10リモートアップデート

by on Latest post on by

5 Replies 1262 Views

1262

Can you clarify whether finfets can be used for implantable medical devices?

by on Latest post on by

1 Reply 560 Views

560

Where Can I find the Vendor ID and Device ID for PCI Express?

by on Latest post on by

3 Replies 2892 Views

2892

C10LP的电源纹波和IO极限电流

by on Latest post on by

1 Reply 571 Views

571

ug-s10-pwr文件中描述For Intel Stratix 10 GX and SX devices, these power rails can be combined and shared using the same voltage regulator as the Group 2 po...

by on Latest post on by

1 Reply 607 Views

607

Popular Discussions

Agilex™ 7 FPGA I-Series Development Kit: Rev A /w AGIB27R29B1E2VR2

1 5

Top kudoed authors

Epsum factorial non deposit quid pro quo hic escorol.

User

Count

Agilex™ 7 FPGA I-Series Development Kit: Rev A /w AGIB27R29B1E2VR2

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA, SoC, And CPLD Boards And Kits

Discussions

寻求N3000板卡相关资料

Intel FPGA P-Tile Avalon Memory Mapped (Avalon-MM) IP not able to write and read from onchip RAM

System hangs while testing Intel FPGA P-Tile Avalon Memory Mapped (Avalon-MM) IP for PCI Express Design Example User Guide example design

I need to know if the below PNs are still available: EP2SGX60DF780I4 EP2S90F1020I4

With USB-Blaster, It works on Quartuss II for Program/Verify, but with USB-Blaster II, it does not work due to an error message "cannot recognize Sili...

Arria 10 Native PHY with Transceiver Toolkit design example

对于带有FEC应用，要求tx_clkout给tx_coreclkin和rx_coreclkin用。那rxdata的随路时钟是否为tx_clkout？这样的话我们无法保证tx_clkout（referent clk产生）与高速串行时钟恢复的rx_clkout一定无频偏，如果内部fifo出现空满丢数据怎...

What will happen if I only connect VCCT_GXBL1F to 0.95V which I used for SDI Transmitter.

Query about DK-START-3C25N Cyclone III starter kit

MAX10リモートアップデート

Can you clarify whether finfets can be used for implantable medical devices?

Where Can I find the Vendor ID and Device ID for PCI Express?

C10LP的电源纹波和IO极限电流

ug-s10-pwr文件中描述For Intel Stratix 10 GX and SX devices, these power rails can be combined and shared using the same voltage regulator as the Group 2 po...

Featured Content

System-Console: get JTAG Hash

Gate Level Simulation

Agilex™ 7 FPGA I-Series Development Kit: Rev A /w AGIB27R29B1E2VR2

Agilex™ 7 FPGA I-Series Development Kit: Rev A /w AGIB27R29B1E2VR2