FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6027 Discussions

difficulty regarding signal tap use

Altera_Forum
Honored Contributor II
1,681 Views

I am doing filtering of a signal. 

i am using mega core library,nco compiler and fir filter block.i specified the parameters and generated the blocks in simulink, but i am not able to generate the specified output on the scope.i am geting no output on the scope. 

another problem is that i am using signal tap analysis in this design.i am not familiar with that block how to use it. 

please help me.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
945 Views

What kit (if any) are you using? 

 

Did you select the Development Board in the Simulink / Altera Signal Compiler? 

 

Mike
0 Kudos
Altera_Forum
Honored Contributor II
945 Views

DSP development kit,cyclone 2 edition. 

yes i selected the development board in the simulink/altera signal compiler.
0 Kudos
Altera_Forum
Honored Contributor II
945 Views

First thing to check is the .PIN file generated by the Signal Compiler / QuartusII. Verify that the pin-out is correct. That has been a large problem with the DSP Builder / QuartusII setup. 

 

If the pins are correct, try something much smaller using the QuartusII only environment; to ensure you have a good build setup. 

 

Mike
0 Kudos
Reply