Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1082 Discussions

Fractional mode of altera_fir_compiler_ii

Ono
Beginner
315 Views

altera_fir_compiler_ii version 18.0
What is the configuration in Fractional mode?
Is "Up sampling→LPF→Down sampling"?

In the Frequency Response (Magnitude) graph of the cofficients tag,
It is displayed as an FS value after Down sampling.

0 Kudos
4 Replies
SengKok_L_Intel
Moderator
299 Views

Hi,


When you choose fractional rate, it allows you to configure both interpolation factor and decimation factor for either up or down sampling conversion.


Regards -SK


Ono
Beginner
293 Views

For example, Interpolation 3
If the decimation is 2,

LPF processing is performed before decimation (Up sampling → LPF → Down sampling) and after (Up sampling → Down sampling → LPF).

Which will you be?

SengKok_L_Intel
Moderator
284 Views

The decimation is deleting the sample, where the Interpolation is adding zero between the sample.

The LPF only processing once, and the output will be deleting the sample (as per decimation factor), and then adding zero (as per interpolation factor).

You may perform the RTL simulation to understand the behaviour in detail. 


SengKok_L_Intel
Moderator
263 Views

If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


Reply