Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1099 Discussions

I attached the code for array of pipeline d flipflop please give suggestions to rectify the synthesis error in the code .

LP5
Beginner
735 Views
 
0 Kudos
1 Reply
Vicky1
Employee
90 Views

Hi Latha,

Here Net out[2],out[1],out[0] are driving by more than one source & that too direct wiring and that is not recommended, refer the RTL viewer.

If you want to do so you need to write priority logic for corresponding node(like multiplexer).

pipeline.JPG

 

Regards,

Vikas

Reply