Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1086 Discussions

Is there a scheme for a hardware design to program Cylone 10 and its serial configuration eeprom?

GFros2
Beginner
244 Views

Have spent a couple of days on the web looking for the hardware design to program a cyclone 10 E144 part and the boot prom. I an happy to use any form of cable and Quartus prime. I know the c10 is a new product, but someone must have done it. I have purchased both the two available development kits but they both use USB/custom logic style programming none of which is of any use in my final picture scalar design.

Any pointers would be appreciated.

0 Kudos
1 Reply
AnandRaj_S_Intel
Employee
103 Views

Hi Geoffrey,

 

Are you using Cyclone 10 LP eval Kit or Cyclone 10 GX Dev Kit?

 

For Configuration details you have refer to the Kit user guide in FPGA Configuration  session.

For Design example you have to check design store.

https://fpgacloud.intel.com/devstore/

 

Regards

Anand

 

Reply