Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
1174 Discussions

Problem with transferring data from different clock domains using dual_port_ram

Altera_Forum
Honored Contributor II
‎06-15-2018 04:36 PM
1,314 Views

Hello everyone, 

I want to transfer a frame from 143Mhz clock domain to 49Mhz clock domain to view the frames through vga, 

For a test i tried to transfer a vertical and horizontal white lines to view through the vga port. But i am not getting it right. What i expect is https://ibb.co/ink4qj . But what i am getting is https://ibb.co/i3hojd . I don't know what i have done wrong. I am stuck  

here, If someone could help me, it would be great. 

 

Thank you! 

 

(All the VHD files are uploaded and the top level is "fifo.vhd". The board i am using is DE1-SoC)
multiple-attachments.zip
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-20-2018 01:05 AM
237 Views

Hi, 

“pll” entity is undefined in provided codes. 

Have you checked the simulation by using test bench? 

 

Let me know, if you need any further assistance. 

 

Best Regards 

Vikas Jathar  

(This message was posted on behalf of Intel Corporation)
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.