Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
1087 Discussions

Problem with transferring data from different clock domains using dual_port_ram

Altera_Forum
Honored Contributor II
1,164 Views

Hello everyone, 

I want to transfer a frame from 143Mhz clock domain to 49Mhz clock domain to view the frames through vga, 

For a test i tried to transfer a vertical and horizontal white lines to view through the vga port. But i am not getting it right. What i expect is https://ibb.co/ink4qj . But what i am getting is https://ibb.co/i3hojd . I don't know what i have done wrong. I am stuck  

here, If someone could help me, it would be great. 

 

Thank you! 

 

(All the VHD files are uploaded and the top level is "fifo.vhd". The board i am using is DE1-SoC)
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
87 Views

Hi, 

“pll” entity is undefined in provided codes. 

Have you checked the simulation by using test bench? 

 

Let me know, if you need any further assistance. 

 

Best Regards 

Vikas Jathar  

(This message was posted on behalf of Intel Corporation)
Reply