Intel® FPGA University Program
University Program Material, Education Boards, and Laboratory Exercises
1185 Discussions

Verilog code for serial communication protocols for cyclone 10 LP evaluation board without nios II

snehalatha
Beginner
719 Views

sir can you provide Verilog code for all serial communication protocols(UART,I2C,SPI,CAN) for cyclone 10 LP evaluation board in Quartus prime lite application without using nios II processor and  with pin planner and output.

Labels (1)
0 Kudos
3 Replies
SyafieqS
Employee
646 Views

There is no template Verilog for serial communication, we used IP that is integrated in Qsys, generated to HDL.

You can use that way.


0 Kudos
SyafieqS
Employee
614 Views

Let me know if there is any update


0 Kudos
SyafieqS
Employee
571 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to https://supporttickets.intel.com/, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


p/s: If any answer from community or Intel support are helpful, please feel free to mark as solution, give Kudos and rate 5/5 survey


0 Kudos
Reply