Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
723 Discussions

Error while simulating the HLS design in modelsim

Gopikrishnan
Novice
‎06-06-2021 05:29 PM
893 Views

I'm getting the following error when I'm trying to the simulate the generated HLS design.

 

Gopikrishnan_0-1623025741571.png

 

I'm not able to figure out what the issue is.

This is the command I used to compile my code

i++ feat_trans.cpp -march=Stratix10 -o test-x86-64

0 Kudos

Link Copied

1 Reply
AnilErinch_A_Intel
Employee
‎08-10-2021 03:14 AM
828 Views

Hi Gopi,

Please let us know the version of HLS compiler and Quartus being used.

Thanks and Regards

Anil


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.