Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
502 Discussions

Error while simulating the HLS design in modelsim

Gopikrishnan
Novice
289 Views

I'm getting the following error when I'm trying to the simulate the generated HLS design.

 

Gopikrishnan_0-1623025741571.png

 

I'm not able to figure out what the issue is.

This is the command I used to compile my code

i++ feat_trans.cpp -march=Stratix10 -o test-x86-64

0 Kudos
1 Reply
AnilErinch_A_Intel
224 Views

Hi Gopi,

Please let us know the version of HLS compiler and Quartus being used.

Thanks and Regards

Anil


Reply