Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
663 Discussions

Error while simulating the HLS design in modelsim

Gopikrishnan
Novice
576 Views

I'm getting the following error when I'm trying to the simulate the generated HLS design.

 

Gopikrishnan_0-1623025741571.png

 

I'm not able to figure out what the issue is.

This is the command I used to compile my code

i++ feat_trans.cpp -march=Stratix10 -o test-x86-64

0 Kudos
1 Reply
AnilErinch_A_Intel
511 Views

Hi Gopi,

Please let us know the version of HLS compiler and Quartus being used.

Thanks and Regards

Anil


0 Kudos
Reply