Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
663 Discussions

Hello Everyone, Is it possible to disable the loop pipelining completely? I tried using the max_concurrency Pragma to set the concurrency to 1 but still in the report I see that the loops are marked as pipelined

GSing13
Novice
‎04-23-2019 03:32 PM
1,413 Views
 
0 Kudos

Link Copied

2 Replies
HRZ
Valued Contributor III
‎04-25-2019 05:34 PM
973 Views

No, it is not possible to disable loop pipelining, and there is probably little to no reason to do so either. Why do you want to disable pipelining?

 

The max_concurrency parga is designed for a different reason (controlling replication factor for multi-ported RAM/ROM buffers used in a single work-item loop by limiting number of loop iteration that can be in-flight concurrently).

0 Kudos
Copy link
Kenny_Tan
Moderator
‎05-02-2019 02:38 AM
973 Views
Is there any update?
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.