Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
500 Discussions

Hello Everyone, Is it possible to disable the loop pipelining completely? I tried using the max_concurrency Pragma to set the concurrency to 1 but still in the report I see that the loops are marked as pipelined

GSing13
Novice
‎04-23-2019 03:32 PM
669 Views
 
0 Kudos

Link Copied

2 Replies
HRZ
Valued Contributor II
‎04-25-2019 05:34 PM
229 Views

No, it is not possible to disable loop pipelining, and there is probably little to no reason to do so either. Why do you want to disable pipelining?

 

The max_concurrency parga is designed for a different reason (controlling replication factor for multi-ported RAM/ROM buffers used in a single work-item loop by limiting number of loop iteration that can be in-flight concurrently).

0 Kudos
Copy link
Kenny_Tan
Moderator
‎05-02-2019 02:38 AM
229 Views
Is there any update?
0 Kudos
Copy link
Reply

For more complete information about compiler optimizations, see our Optimization Notice.