I am trying to implement a FIFO using only one single port SRAM in verilog.

Intel® High Level Design

Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™

I am trying to implement a FIFO using only one single port SRAM in verilog.

610 Views

I use 2 buffer registers at input side and 2 buffer registers at output side.

Plan is to update SRAM memory every two writes and update the buffer registers at output side every two reads.

I was able to write to SRAM after every two writes but was not able to read it properly. All this depends on control of SRAM Enable and write enable signals.

Could someone please comment on my idea.

Thanks in advance

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.