Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
723 Discussions

Problem on HLS tutorials example

ZXued
Beginner
1,368 Views

I meet a problem when I run examples/tutorials/interfaces/explicit_streams_packets_empty/part2_avalon_st_video_packets.cpp. My HLS version is 20.1 running on RHEL 7.6 . The start_of_packet is always in LOW state. According to the source file line 104 the beat == 0 the start_of_packet should be in TRUE state. If I use HLS 19.2 run the same example the result is correct.

0 Kudos
2 Replies
AnilErinch_A_Intel
1,316 Views

Hi

We are looking in to the scenario. Will get back to you soon.

Thanks and Regards

Anil

0 Kudos
AnilErinch_A_Intel
1,270 Views

Hi ,

Thanks for the Question. What you have pointed out is a valid issue scenario. This issue is being worked upon and will be fixed in an upcoming release. I will keep you informed as and when the release happens.

Thank you for the observation

Regards

Anil


0 Kudos
Reply