Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
442 Discussions

Problem on HLS tutorials example

ZXued
Beginner
326 Views

I meet a problem when I run examples/tutorials/interfaces/explicit_streams_packets_empty/part2_avalon_st_video_packets.cpp. My HLS version is 20.1 running on RHEL 7.6 . The start_of_packet is always in LOW state. According to the source file line 104 the beat == 0 the start_of_packet should be in TRUE state. If I use HLS 19.2 run the same example the result is correct.

0 Kudos
2 Replies
AnilErinch_A_Intel
274 Views

Hi

We are looking in to the scenario. Will get back to you soon.

Thanks and Regards

Anil

AnilErinch_A_Intel
228 Views

Hi ,

Thanks for the Question. What you have pointed out is a valid issue scenario. This issue is being worked upon and will be fixed in an upcoming release. I will keep you informed as and when the release happens.

Thank you for the observation

Regards

Anil


Reply