Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
701 Discussions

n-bit intergers and memory broadcasting on FPGA using DPC++

MGRAV
New Contributor I
745 Views

Hi,

 

I will start a new project of pattern search using FPGA.

I need to have n-bit integer to store the pattern, and be able to broadcast the memory to do multiple pattern search in parallele with a unique memory read access.

 

I wanted to know if it is possible to express this two operations using DPC++, or if I should go for VHDL or verlog langues ?

 

I asumed that is the best place to ask for this question related to the DPC++ syntaxe.

 

Thanks in adavance,

Mathieu

0 Kudos
1 Reply
SyafieqS
Employee
678 Views

Hi,

 

Im not familiar with DPC++ but since you are using Quartus, I suggest you to use either VHDL or Verilog, assuming you want to use IPs from Quartus in your design, e.g Fifo for memory store your pattern ---> can be generate to HDL (VHDL/Verilog).

 

Thanks,

Regards

0 Kudos
Reply