Re: Any documentation to TSX? - Intel Community

Intel® ISA Extensions

Use hardware-based isolation and memory encryption to provide more code protection in your solutions.

Any documentation to TSX?

7,011 Views

Are there any documentation describing how the causes of transaction aborts (e.g. conflicts, capacity aborts) matches with abort codes?

Link Copied

1 Reply

6,338 Views

Hi AaronSu,

the TSX (RTM) transaction abort status definition is described in Section "17.3. 5 RTM Abort Status Definition" of Intel® 64 and IA-32 Architectures Software Developer’s Manual available at www.intel.com/sdm . More details can be found in "CHAPTER 8
INTEL® TRANSACTIONAL SYNCHRONIZATION EXTENSIONS (INTEL® TSX) OPTIMIZATIONS": Intel 64 and IA-32 Architectures Optimization Reference Manual Volume 2: Earlier Generations of Intel 64 and IA-32 Processor Architectures, and Throughput and Latency, v50

available from https://www.intel.com/content/www/us/en/developer/articles/technical/intel64-and-ia32-architectures-optimization.html

Best regards,

Roman

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.