- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi
I am trying to vectorise code that is using mainly integer instructions (add,rol,xor). I cannot get the compiler to vectorise this.
My understanding is there is no vector version of rol. Will this be supported in the future?
I have tried on Westmere, Sandy Bridge and Haswell with both SSE and AVX. In AVX the rol is repalced by shld, but there is no gain.
I seem to be able to get the code to unroll, but no vector instructions are inserted (according to disassembler). There is a slight speedup (~10%), but I believe this is due to better use of multiple ALUs; from more independent instructions.
Any guidance would be welcome.
Thanks
생중계바카라☢`◈`▶《 ORI49.COM 》◀`◈`☢생중계바카라사이트ぞ생중계바카라☢`◈`▶《 ORI49.COM 》◀`◈`☢생중계바카라사이트ぞ생중계바카라☢`◈`▶《 ORI49.COM 》◀`◈`☢생중계바카라사이트ぞ생중계바카라☢`◈`▶《 ORI49.COM 》◀`◈`☢생중계바카라사이트ぞ생중계바카라☢`◈`▶《 ORI49.COM 》◀`◈`☢생중계바카라사이트ぞ생중계바카라☢`◈`▶《 ORI49.COM 》◀`◈`☢생중계바카라사이트ぞ생중계바카라☢`◈`▶《 ORI49.COM 》◀`◈`☢생중계바카라사이트ぞ생중계바카라☢`◈`▶《 ORI49.COM 》◀`◈`☢생중계바카라사이트ぞ생중계바카라☢`◈`▶《 ORI49.COM 》◀`◈`☢생중계바카라사이트ぞ생중계바카라☢`◈`▶《 ORI49.COM 》◀`◈`☢생중계바카라사이트ぞ생중계바카라☢`◈`▶《 ORI49.COM 》◀`◈`☢생중계바카라사이트ぞ생중계바카라☢`◈`▶《 ORI49.COM 》◀`◈`☢생중계바카라사이트ぞ생중계바카라☢`◈`▶《 ORI49.COM 》◀`◈`☢생중계바카라사이트ぞ
- Tags:
- Intel® Advanced Vector Extensions (Intel® AVX)
- Intel® Streaming SIMD Extensions
- Parallel Computing
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Can you repost a code sample in English?
Note << is not rol
Jim Dempsey
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page