Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
Announcements
This community is designed for sharing of public information. Please do not share Intel or third-party confidential information here.
1058 Discussions

Penalty for 256-bit loads and stores with cache line splits

jeremyweek
Beginner
146 Views
Hi,

I was wondering what the penalty, in clock cycles, is for doing 256-bit loads and stores when there is
a cache line split?

Thanks!

-Jeremy
0 Kudos
1 Reply
TimP
Black Belt
146 Views
For Sandy Bridge, the compilers avoid a cache line split on AVX-256 by always splitting explicitly into AVX-128 instructions, which are expected to be faster in that case. You would have to write intrinsics to test it. Your guess about other AVX CPUs is as good as mine.
Reply