- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This is for Intel® 64 and IA-32 Architectures Optimization Reference Manual, Order Number: 248966-039 December 2017, Page 2-6.
In Figure 2-3. CPU Core Pipeline Functionality of the Skylake Microarchitecture, Port 6 correctly lists Int Shft as a function. However, Port 0 does not list Int Shft. My evidence for this being a docubug is that Int Shft is listed for port 0 and port 6 for Haswell in Figure 2-4. CPU Core Pipeline Functionality of the Haswell Microarchitecture. Also Agner Fog in his empirically derived Instruction Tables reference lists SHR SHL SAR r,i as using p06 for Skylake.
- Tags:
- Intel® Advanced Vector Extensions (Intel® AVX)
- Intel® Streaming SIMD Extensions
- Parallel Computing
Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page