Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
Announcements
This community is designed for sharing of public information. Please do not share Intel or third-party confidential information here.

Skylake documentation bug

Chris_S_3
Beginner
169 Views

This is for Intel® 64 and IA-32 Architectures Optimization Reference ManualOrder Number: 248966-039 December 2017, Page 2-6.
 
In Figure 2-3. CPU Core Pipeline Functionality of the Skylake Microarchitecture, Port 6 correctly lists Int Shft as a function. However, Port 0 does not list Int Shft. My evidence for this being a docubug is that Int Shft is listed for port 0 and port 6 for Haswell in Figure 2-4. CPU Core Pipeline Functionality of the Haswell Microarchitecture. Also Agner Fog in his empirically derived Instruction Tables reference lists SHR SHL SAR r,i as using p06 for Skylake.
0 Kudos
0 Replies
Reply