Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
Announcements
Welcome to the Intel Community. If you get an answer you like, please mark it as an Accepted Solution to help others. Thank you!
For the latest information on Intel’s response to the Log4j/Log4Shell vulnerability, please see Intel-SA-00646

purpose of xcr0_supports_palette()

Beulich__Jan
Beginner
222 Views

The operation section of LDTILECFG uses this function for determining one of the #GP(0) reasons. However, the respective exception class AMX-E1 mandates #UD anyway when one or both of the respective XCR0 bits are clear. What's the deal here?

0 Kudos
0 Replies
Reply