purpose of xcr0_supports_palette()

Intel® ISA Extensions

Use hardware-based isolation and memory encryption to provide more code protection in your solutions.

purpose of xcr0_supports_palette()

609 Views

The operation section of LDTILECFG uses this function for determining one of the #GP(0) reasons. However, the respective exception class AMX-E1 mandates #UD anyway when one or both of the respective XCR0 bits are clear. What's the deal here?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.