Intel® ISA Extensions
Use hardware-based isolation and memory encryption to provide more code protection in your solutions.
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.

purpose of xcr0_supports_palette()

Beulich__Jan
Beginner
330 Views

The operation section of LDTILECFG uses this function for determining one of the #GP(0) reasons. However, the respective exception class AMX-E1 mandates #UD anyway when one or both of the respective XCR0 bits are clear. What's the deal here?

0 Kudos
0 Replies
Reply