Deliberate problems developing high-performance vision, signal, security, and storage applications.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
In theory a lot of numerical algorithms can be enhanced via precalculated look-up tables. I would expect processor cache issues play a significant role.Does Intel provide any library or other support for lookup table optimization?
we use look-up tables inside of IPP where it makes sense. But we do not provide separate library for look-up tables optimization. What functionality do you expect in such library?
