Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
Hello, I am trying to take the s0..s4 outputs and combine them into 1 bus that is the output of the symbol.
I am trying to do this using the comma/concatenation way (As I think this is the only way to do it). However, it still says Warning (275043): Pin "s[4..0]" is missing source Schematic here: http://i.imgur.com/4dAMBMo.png
The way you're indexing is wrong ( S0, S1, S2, S3, S4 ). Look at the output wire. Use s[0], s[1], ... instead. An place each name on the individual wire, not on the bus.
