Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

A little help please...

Altera_Forum
Honored Contributor II
‎04-27-2010 04:24 PM
1,430 Views

I am a recent convert to Altera from Xilinx (hush my mouth) but my last design was in 1994. I have a few questions that just don't seem to be answered in simple terms : 

 

1. Say I have a schematic (.bdf) with 50 i/o pins all labelled. I then convert to a symbol (.bsf) and insert on top level sheet. Do I have to attach labelled pins for all of the i/o on the top level sheet also? 

 

2. I am embedding a NIOS II processor. I have used an example that came with a development board (Cyclone II) which has a PIO 8 outputs). Now I have added another PIO (8 inputs) and hit "Generate". All is fine except when I convert the NIOS II schematic to a symbol it has an extra "ds_MISO_from_the_epcs_controller" that wasn't there originally (The EPCS controller was, but there was nothing on the symbol block). Can I safely ignore it, and if so how do I not display it on the symbol. 

 

3. I am putting a lot of work into this. Can I safely assume that the Quartus web version (free) will not ask me for $$ or time limit or anything like that? 

 

Andrew
0 Kudos

Link Copied

5 Replies
Altera_Forum
Honored Contributor II
‎04-27-2010 04:51 PM
658 Views

For 1, you can right-click -> Generate Pins for Symbols. All the I/O will be added to that top-level.  

For 3., there won't be anything new. Some features and devices are not enabled with the web editiion, but it's not like something will become disabled.  

Not sure on 2.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-27-2010 07:55 PM
658 Views

Thank-you that was helpful...but to keep the top level uncluttered, iis it compulsory to regenerate the i/o pins on the top level symbol or can I leave the pins one layer down?

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-27-2010 07:57 PM
658 Views

Only ports on the top-level will connect to I/O. If you don't hook them up, they will be considered hanging(unless you give them a default) and will be synthesized out. Basically, yes.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-27-2010 08:30 PM
658 Views

Ok thanks. A bit of redrawing ahead of me then...

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-28-2010 08:13 AM
658 Views

Be aware that Quartus are dropping the simulator from Q10.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.