Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17250 ディスカッション

A question about New Component in sopc builde

Altera_Forum
名誉コントリビューター II
1,152件の閲覧回数

Hi all~~ 

When I use component editor to create a pwm,I add a HDL file .But,there are 6 errors and 1warning. 

I am a novice.And how can I do to deal with the problem. 

thanks~~ 

 

Info: Info: Info: ******************************************************************* 

Info: Info: Info: Running Quartus II Generate HDL Interface 

Info: Info: Info: Version 10.1 Build 153 11/29/2010 SJ Full Version 

Info: Info: Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved. 

Info: Info: Info: Your use of Altera Corporation's design tools, logic functions  

Info: Info: Info: and other software and tools, and its AMPP partner logic  

Info: Info: Info: functions, and any output files from any of the foregoing  

Info: Info: Info: (including device programming or simulation files), and any  

Info: Info: Info: associated documentation or information are expressly subject  

Info: Info: Info: to the terms and conditions of the Altera Program License  

Info: Info: Info: Subscription Agreement, Altera MegaCore Function License  

Info: Info: Info: Agreement, or other applicable license agreement, including,  

Info: Info: Info: without limitation, that your use is for the sole purpose of  

Info: Info: Info: programming logic devices manufactured by Altera and sold by  

Info: Info: Info: Altera or its authorized distributors. Please refer to the  

Info: Info: Info: applicable agreement for further details. 

Info: Info: Info: Processing started: Wed Apr 20 19:47:59 2011 

Info: Info: Info: Command: quartus_map not_a_project --generate_hdl_interface=D:/sopc/pwm_source/pwm_hw/pwm_avalon_interface.v --source=D:/sopc/pwm_source/pwm_hw/pwm_avalon_interface.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/DOCUME~1/S&H/LOCALS~1/Temp/alt5084_3622397843037451780.dir/0032_sopcqmap/ 

Error: Error: Error: The project or revision name contains one or more of the following illegal characters and cannot be opened: ^&?*|;' 

Warning: Warning: Error: Quartus II Generate HDL Interface was unsuccessful. 1 error, 0 warnings 

Error: Error: Error: Peak virtual memory: 172 megabytes 

Error: Error: Error: Processing ended: Wed Apr 20 19:47:59 2011 

Error: Error: Error: Elapsed time: 00:00:00 

Error: Error: Error: Total CPU time (on all processors): 00:00:00 

Error: Error: No modules found when analyzing D:/sopc/pwm_source/pwm_hw/pwm_avalon_interface.v.
0 件の賞賛
0 返答(返信)
返信