Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

problem with Gate Level Simulation

Altera_Forum
Honored Contributor II
‎03-29-2011 12:48 PM
1,215 Views

Hey, 

 

i am simulating a design and RTL simulation works fine.  

 

But when i try to run Gate Level Sim i get error messages that many instances aren't found. 

 

Quartus 10.1 and ModelSim Altera 6.6 

 

I didn't find a solution in the papers about simulation or in the forum, so now i am writing this. Already tried to include some vho and sdo files into the project but that didn't do the trick. 

 

 

Thx for the help in advance, 

i put the modelsim report in this post also, 

 

haqim.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-20-2011 11:24 AM
442 Views

Hello, 

u might have seen these topics in altera, if not, have a look at them, they talk about setting up gate level simulation. 

"Gate-Level Simulation With ModelSim-Altera Simulator(VHDL)"  

"Running Simulation Using the Quartus II NativeLink Software" 

 

Good luck.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.