Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Discussions

Post a question

[SVA] signal rise and stay stable -> how to write an assertion?

by on Latest post on by

6 Replies 7969 Views

7969

Port property DRIVEN_BY and dummy output ports

by on

0 Replies 1293 Views

1293

Running 2 different kernels on 2 different devices in Emulator mode.

by on

0 Replies 1563 Views

1563

Matrix multiplication design example

by on Latest post on by

1 Reply 1516 Views

1516

Using the Expansion header.

by on Latest post on by

1 Reply 1319 Views

1319

OpenCL 15.1 vs 17.1 with DE1-SoC (Cyclone V SoC)

by on Latest post on by

2 Replies 1329 Views

1329

Programming DE1-SoC FPGA only from Quartus Prime Lite Edition Ubuntu 16.04

by on Latest post on by

15 Replies 6706 Views

6706

Where are older versions of Quartus located?

by on Latest post on by

2 Replies 1725 Views

1725

Fatal error occur when clicking compile or compilation report button on CentOS 7

by on Latest post on by

1 Reply 1639 Views

1639

Programming the .aocx file with PCIe instead of JTAG cable

by on Latest post on by

7 Replies 4568 Views

4568

Is there an Editor in Platform Designer?

by on Latest post on by

4 Replies 1654 Views

1654

DE2-115 media computer verilog top level entity to VHDL

by on Latest post on by

4 Replies 2841 Views

2841

Quartus ii comments and keywords with different font size than the rest of the text.

by on Latest post on by

2 Replies 4146 Views

4146

Where is Virtual JTAG Settings on 17.1?

by on Latest post on by

1 Reply 1210 Views

1210

Popular Discussions

Modifying internal components Parameters in a Sub-System Package (QCP)

0 15

Quartus Prime Pro 25.1.0 Reports Unconstrained Paths in Cyclone 10GX PCIe Hard IP

0 9

Quartus Prime Lite crash after programming the DE10 Lite

0 8

Top kudoed authors

Epsum factorial non deposit quid pro quo hic escorol.

User

Count

Re: Is waveform generation disabled in Questa FSE?

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Intel® Quartus® Prime Software

Discussions

[SVA] signal rise and stay stable -> how to write an assertion?

Port property DRIVEN_BY and dummy output ports

Running 2 different kernels on 2 different devices in Emulator mode.

Matrix multiplication design example

Using the Expansion header.

OpenCL 15.1 vs 17.1 with DE1-SoC (Cyclone V SoC)

Programming DE1-SoC FPGA only from Quartus Prime Lite Edition Ubuntu 16.04

Where are older versions of Quartus located?

RTL synthesis diagram

Fatal error occur when clicking compile or compilation report button on CentOS 7

Programming the .aocx file with PCIe instead of JTAG cable

Is there an Editor in Platform Designer?

DE2-115 media computer verilog top level entity to VHDL

Quartus ii comments and keywords with different font size than the rest of the text.

Where is Virtual JTAG Settings on 17.1?

Featured Content

Modifying internal components Parameters in a Sub-System Package (QCP)

Quartus Prime Pro 25.1.0 Reports Unconstrained Paths in Cyclone 10GX PCIe Hard IP

Quartus Prime Lite crash after programming the DE10 Lite

Re: Is waveform generation disabled in Questa FSE?