Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

ADC FPGA DDR SDC Constraint

Altera_Forum
Honored Contributor II
‎02-11-2015 03:14 PM
18,707 Views

Hello, everyone!! 

Have a little issue. Need to write input delay constraint for FPGA. It captures data from LTM9011-14 ADC. Data and clk pins are connected to IDDR module inside the fpga. 

CLK is 500MHz. 

http://www.alteraforum.com/forum/attachment.php?attachmentid=10133&stc=1  

Without input delay constraints have a slack problems : clk signal has longer path delay relative to data path delay.  

How can I solve with this proble?
Preview file
22 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.