- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Guys:
before i add some signal to the signaltap II ,the whole project compilation is complete , and it work well on FPGA , but after i add some signal to the signaltap the compile came up with error. the signal i add is a SRAM "wrdata" signal ,the ERROR is like below: ERROR: Output port 0 of I/O output buffer " pre_syn.bp.Signature_pipe_U_signature_0_~output" must drive a top-level pin can anyone tell me how to fix this problem? thanks in advance:-PLink Copied
4 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
May be because you are tapping an output signal
You can check once by adding a signal which is driving this output to signaltap instead of adding an output signal- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am not sure but I have seen this error when you do not connect a pin that can be an input and output (i.e can tristate the output) directly to a pin. Maybe signaltap does not like probing I/O pins.
C- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I've had this problem and it seems that SignalTap cant tap a tristate or bidirectional bus. This may be because the synthesiser converts a bidirectional bus into something else (FPGAs don't really do tristate busses internally) and the pre-synthesis nets don't exist.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- May be because you are tapping an output signal You can check once by adding a signal which is driving this output to signaltap instead of adding an output signal --- Quote End --- thank you very much ! it helps
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page