Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

error

Altera_Forum
Honored Contributor II
‎04-07-2012 04:58 AM
1,156 Views

hi 

help 

i have error in quartus. 

when i compile program ,quartus get Error: can't elaborate top-level user hierarchy. 

how can i solve ,this problem???
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎04-07-2012 10:14 PM
453 Views

Try to set the current file "Set as top level entity" which you are trying to compile. 

This option is defined under project menu. 

If still it's throwing you error get snap shot and upload here..
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-07-2012 10:18 PM
453 Views

Another possible reason could be your Entity name in program and file name is different when you save it make sure the file name and entity name should be same in the case of VHDL.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.